## WHAT IS CLAIMED IS:

1

2

3

4

5

6

7

8

1

2

1. An input/output hub, comprising:

an inbound ordering queue (IOQ) to receive inbound transactions, wherein all read and write transactions have a transaction completion, peer-to-peer transactions are not permitted to reach a destination until after all prior writes in the IOQ have been completed, and a write in a peer-to-peer transaction does not permit subsequent accesses to proceed until the write is guaranteed to be in an ordered domain of the destination;

an IOQ read bypass buffer to receive read transactions pushed from the IOQ to permit posted writes and read/write completions to progress through the IOQ;

an outbound ordering queue (OOQ) to store outbound transactions and completions of the inbound transactions, and to issue a write completion for a posted write;

an OOQ read bypass buffer to receive read transactions pushed from the OOQ to permit the posted writes and the read/write completions to progress through the OOQ; and unordered domain to receive the inbound transactions transmitted from the IOQ and to receive the outbound transactions transmitted from an unordered protocol.

- 2. The input/output hub according to claim 1, wherein the IOQ does not permit the inbound read and write transactions to bypass inbound write data.
- 1 3. The input/output hub according to claim 1, wherein the unordered protocol is a coherence interface.

1	4.	The input/output hub according to claim 3, wherein the coherent interface is a
2	Scalability Po	ort.
1	5.	An input/output hub, comprising:
2		an ordered domain, including:
3		an inbound ordering queue (IOQ) to receive and transmit inbound
4		transactions, wherein inbound read and write transactions are not permitted to
5		bypass inbound write data, all the read and write transactions have a transaction
6	• • •	completion, peer-to-peer transactions are not permitted to reach a destination until
777889910112 1121211212121212121212121212121212		after all prior writes in the IOQ have been completed, and a write in a peer-to-peer
<u>_</u> 8		transaction does not permit subsequent accesses to proceed until the write is
<u>U</u> 9		guaranteed to be in an ordered domain of the destination,
10		an IOQ read bypass buffer to receive read transactions pushed from the
1 1		IOQ to permit posted writes and read/write completions to progress through the
¥2 ₹2		IOQ,
<b>₹</b>		an outbound ordering queue (OOQ) to store outbound transactions and
14		completions of the inbound transactions, and to issue a write completion for a
15		posted write, and
16		an OOQ read bypass buffer to receive read transactions pushed from
17		the OOQ to permit the posted writes and the read/write completions to progress
18		through the OOQ; and
19		an unordered domain, in communication with an unordered protocol, including:

an inbound multiplexer to receive the inbound transactions from the

ordered domain to the unordered protocol, and

an outbound demultiplexer to receive the outbound transactions from the

unordered protocol to the ordered domain.

- 1 6. The input/output hub according to claim 5, further including at least one
- 2 Producer-Consumer ordered interface in communication with the ordered domain.
  - 7. The input/output hub according to claim 6, further including an input/output device connected with the Producer-Consumer ordered interface.
  - 8. The input/output hub according to claim 7, further including an intermediary device interconnecting the Producer-Consumer ordered interface and an input/output device.
  - 9. The input/output hub according to claim 7, wherein the input/output device is a Peripheral Component Interconnect (PCI) device.
- 1 10. The input/output hub according to claim 5, wherein the unordered protocol is a 2 coherence interface.
- 1 11. The input/output hub according to claim 10, wherein the coherent interface is a 2 Scalability Port.

 N.		
	)	

1	
2	
1 2 3 4	
4	
5	
6	•
5 6 7 8	
8	
17	
18	
19	

20

21

22

23

12.	An input/output system,	comprising:

an ordered domain, including:

an inbound ordering queue (IOQ) to receive and transmit inbound transactions, wherein inbound read and write transactions are not permitted to bypass inbound write data, all the read and write transactions have a transaction completion, peer-to-peer transactions are not permitted to reach a destination until after all prior writes in the IOQ have been completed, and a write in a peer-to-peer transaction does not permit subsequent accesses to proceed until the write is guaranteed to be in an ordered domain of the destination,

an IOQ read bypass buffer to receive read transactions pushed from the IOQ to permit posted writes and read/write completions to progress through the IOQ,

an outbound ordering queue (OOQ) to store outbound transactions and completions of the inbound transactions, and to issue a write completion for a posted write,

an OOQ read bypass buffer to receive read transactions pushed from the OOQ to permit the posted writes and the read/write completions to progress through the OOQ;

an unordered domain, in communication with an unordered protocol, including:

an inbound multiplexer to receive the inbound transactions from the ordered domain to the unordered protocol, and

an outbound demultiplexer to receive the outbound transactions from the unordered protocol to the ordered domain;

24		a Producer-Consumer ordered interface in communication with the ordered
25	domai	n;
26		an input/output device connected with the Producer-Consumer ordered
27	interfa	ace; and
28		a coherent interface within the unordered protocol in communication with the
29	unorde	ered domain.
1	13.	The input/output system according to claim 12, wherein the coherent interface is a
2 	Scalability Po	ort.
<u></u>	14.	The input/output system according to claim 12, wherein the input/output device is
10 102 10	a Peripheral C	Component Interconnect (PCI) device.
1 1 1 1 2 2	15.	The input/output system according to claim 12, further including an intermediary
2	device interco	onnecting the Producer-Consumer ordered interface and the input/output device.
1	16.	An input/output system, comprising:
2		an ordered domain having a first functional block and a second functional block,
3	where	in the first functional block and the second functional block each include:
4		an inbound ordering queue (IOQ) to receive inbound transactions, wherein
5		inbound read and write transactions are not permitted to bypass inbound write
6		data, all the read and write transactions have a transaction completion, peer-to-
7		peer transactions are not permitted to reach a destination until after all prior writes

8	in the IOQ have been completed, and a write in a peer-to-peer transaction does
9	not permit subsequent accesses to proceed until the write is guaranteed to be in an
10	ordered domain of the destination,
11	an IOQ read bypass buffer to receive read transactions pushed from the
12	IOQ to permit posted writes and read/write completions to progress through the
13	IOQ,
14	an outbound ordering queue (OOQ) to store outbound transactions and
15	completions of the inbound transactions, and to issue a write completion for a
16	posted write,
16 57 58 19	an OOQ read bypass buffer to receive read transactions pushed from the
<b>[</b> 8	OOQ to permit the posted writes and the read/write completions to progress
¥9 11	through the OOQ;
	an unordered domain, in communication with an unordered protocol, including:
20 21 21 22	an inbound multiplexer to receive the inbound transactions from the
<b>]</b> <b>?</b> 2	ordered domain to the unordered protocol, and
23	an outbound demultiplexer to receive the outbound transactions from the
24	unordered protocol to the ordered domain;
25	a first Producer-Consumer ordered interface in communication with the first
26	functional block;
27	a first input/output device connected with the first Producer-Consumer ordered
28	interface;
29	a second Producer-Consumer ordered interface in communication with the second
30	functional block;

	•
U	

2	a plurality of processor units having access to caches;
3	a main memory;
4	a coherent interface to maintain coherency between the processor units and their
5	caches;
6	a scalability node controller interconnecting the processor units, the main
7	memory, and the coherent interface to control interface therebetween; and
8	an input/output hub in communication with the coherent interface, including:
9	an inbound ordering queue (IOQ) to receive inbound transactions, wherein
10	all read and write transactions have a transaction completion, peer-to-peer
Ħ	transactions are not permitted to reach a destination until after all prior writes in
	the IOQ have been completed, and a write in a peer-to-peer transaction does not
¥3	permit subsequent accesses to proceed until the write is guaranteed to be in an
	ordered domain of the destination;
14 15 16	an IOQ read bypass buffer to receive read transactions pushed from the
<b>1</b> 6	IOQ to permit posted writes and read/write completions to progress through the
17	IOQ;
18	an outbound ordering queue (OOQ) to store outbound transactions and
19	completions of the inbound transactions, and to issue a write completion for a
20	posted write;
21	an OOQ read bypass buffer to receive read transactions pushed from the
22	OOQ to permit the posted writes and the read/write completions to progress
23	through the OOQ; and

24	an unordered domain to receive the inbound transactions transmitted from
25	the IOQ and to receive the outbound transactions from the coherent interface.

- 1 23. The computer system according to claim 22, wherein the IOQ does not permit the inbound read and write transactions to bypass inbound write data.
- 1 24. The computer system according to claim 22, wherein the coherence interface is an 2 unordered protocol.
  - 25. The computer system according to claim 22, wherein the coherent interface is a Scalability Port.